Lumina VIP · Ethernet and networking
Preview

EtherCAT Transactor

Industrial Ethernet with on-the-fly processing: datagrams, distributed clocks and mailbox protocols.

Synthesizable transactor
Overview

EtherCAT synthesizable transactor

EtherCAT is an industrial Ethernet fieldbus where slaves process frames on the fly, giving cycle times in microseconds for motion control.

Lumina VIP for EtherCAT covers IEC 61158 type 12, as published by IEC 61158. It comes as synthesizable transactor, built for Lumina, so the same components run in simulation and report their results in one place.

Features

What the EtherCAT VIP covers.

Protocol

  • EtherCAT datagrams with logical, physical and broadcast addressing
  • Process data, mailbox and sync managers
  • Distributed clocks

Checks and error injection

  • Read, write and read-write datagrams with working counters
  • FMMU mapping of logical to physical addresses
  • State machine transitions from INIT to OPERATIONAL
  • Lost frames, wrong working counters and CRC errors

What it checks

  • Frame and packet formats, CRC and FCS
  • PCS coding, lane alignment and FEC
  • Flow control, priorities and timing
  • Error injection: corrupted, short and long frames

Transactor capabilities

  • Synthesizable RTL for FPGA prototypes and emulators
  • A transaction-level interface, so tests move unchanged from simulation
  • Protocol checkers and monitors that run at hardware speed
  • Streaming and buffered modes for throughput
Built for Lumina

Why Lumina VIP.

  • Fast EtherCAT testbench bring-up: connect the agents, pick a test and run
  • Every failure names the rule it broke and the transaction that broke it
  • Protocol coverage merges with your design coverage in one database
  • Readable SystemVerilog and UVM source your team can extend
  • The same scenarios run in simulation, on FPGA and on silicon
  • Runs natively in Lumina Sim, with no wrappers and no separate compile
  • Results structured for engineers and AI agents alike
Components

Verification components.

Each component works on its own or together with the others in one environment, in active or passive mode.

  • 01Master
  • 02Slave
  • 03Passive monitor
Products

EtherCAT products.

EtherCAT synthesizable transactor

Synthesizable models of the protocol for FPGA prototyping and hardware-assisted verification, driven from the same tests as the VIP.

Includes

  • Synthesizable RTL for the protocol's roles
  • A transaction interface to software or a testbench
  • Monitors and checkers that run at hardware speed
Test suite

Test suite and coverage.

  • Directed tests for each feature of the specification
  • Constrained-random tests across configurations and traffic mixes
  • Error-injection tests that check how the design recovers
  • A functional coverage model mapped to the specification
  • Regression lists ready to run in Lumina

Test focus for this protocol family

  • Line-rate traffic with mixed frame sizes
  • Link bring-up, alignment and FEC
  • Flow control and congestion
  • Frame, coding and alignment errors
Deliverables

What you receive.

  • Readable source of every component
  • The test suite and its coverage model
  • An example environment connected to a sample design
  • User guide, integration guide and release notes
  • Scripts to run the examples in Lumina
Applications

Where it is used.

  • Switches, routers and NICs
  • 5G base stations and fronthaul
  • AI clusters and industrial networks
FAQ

Frequently asked questions.

What is Lumina VIP for EtherCAT?

Lumina VIP for EtherCAT is a set of verification products for designs that use EtherCAT: synthesizable transactor. Industrial Ethernet with on-the-fly processing: datagrams, distributed clocks and mailbox protocols.

Which EtherCAT versions does it support?

IEC 61158 type 12, as published by IEC 61158. If you need another version or option, tell us which one.

Which verification components are included?

Master, Slave and Passive monitor. Each one can be used on its own or together with the others in one environment.

What language and methodology does it use?

The transactors are synthesizable RTL for FPGA prototyping and hardware-assisted verification.

How does it work with Lumina?

It runs in Lumina Sim beside your RTL. Protocol coverage merges into the same database as your own coverage, and every violation names the rule it broke and the transaction that broke it.

Which tests come with it?

Directed tests for each feature of the specification. Constrained-random tests across configurations and traffic mixes. Error-injection tests that check how the design recovers. A functional coverage model mapped to the specification. Regression lists ready to run in Lumina. For this protocol family the tests focus on: line-rate traffic with mixed frame sizes, link bring-up, alignment and FEC, flow control and congestion and frame, coding and alignment errors.

What is delivered?

Readable source of every component. The test suite and its coverage model. An example environment connected to a sample design. User guide, integration guide and release notes. Scripts to run the examples in Lumina.

How can I get Lumina VIP for EtherCAT?

Lumina VIP for EtherCAT is in preview. Email hello@lumeeslab.com with the versions and product types you need.

Contact

Need VIP for a protocol?

Tell us which protocols and versions you need. We also add protocols on request.

Lumina VIP

hello@lumeeslab.com

Helpful to include

  • The protocols and versions
  • Product types: VIP, assertion IP, memory model, transactor
  • Your schedule

Privacy settings

Choose what this site may use. You can change your mind at any time from the Privacy settings link at the bottom of every page.

What the site needs to work, and the record of the choice you make here, kept in your browser. No cookies are set.

Always on

Would let us count visits and see which pages are useful, without advertising or cross-site tracking. We do not use any analytics today, so nothing is loaded whichever you choose.

Cookie policy · Privacy policy