The whole chip front end, in one tool.
Simulation, lint, CDC, formal, coverage and debug for SystemVerilog, VHDL, SystemC and analog, on one design model, with results a person or an AI agent can act on.
- parts, one install
- 9parts, one install
- languages in one run
- 4languages in one run